Citation: G. Martin, Productivity in VC reuse: Linking SOC platforms to abstract systems designmethodology, VIRTUAL COMPONENTS DESIGN AND REUSE, 2001, pp. 33-46
Authors:
Torroja, Y
Machado, F
Casado, F
de la Torre, E
Riesgo, T
Uceda, J
Citation: Y. Torroja et al., ARDID: A tool and a model for the quality analysis of VHDL based designs, VIRTUAL COMPONENTS DESIGN AND REUSE, 2001, pp. 65-80
Citation: C. Hansen et al., A VHDL reuse component model for mixed abstraction level simulation and behavioral synthesis, VIRTUAL COMPONENTS DESIGN AND REUSE, 2001, pp. 131-144