AAAAAA

   
Results: 1-10 |
Results: 10

Authors: DELLOLMO P KELLERER H SPERANZA MG TUZA Z
Citation: P. Dellolmo et al., A 13 12 APPROXIMATION ALGORITHM FOR BIN PACKING WITH EXTENDIBLE BINS/, Information processing letters, 65(5), 1998, pp. 229-233

Authors: BIANCO L BLAZEWICZ J DELLOLMO P DROZDOWSKI M
Citation: L. Bianco et al., LINEAR ALGORITHMS FOR PREEMPTIVE SCHEDULING OF MULTIPROCESSOR TASKS SUBJECT TO MINIMAL LATENESS, Discrete applied mathematics, 72(1-2), 1997, pp. 25-46

Authors: DELLOLMO P SPERANZA MG TUZA Z
Citation: P. Dellolmo et al., COMPARABILITY GRAPH AUGMENTATION FOR SOME MULTIPROCESSOR SCHEDULING PROBLEMS, Discrete applied mathematics, 72(1-2), 1997, pp. 71-84

Authors: BIANCO L DELLOLMO P GIORDANI S
Citation: L. Bianco et al., AN OPTIMAL ALGORITHM TO FIND THE JUMP NUMBER OF PARTIALLY ORDERED SETS, COMPUTATIONAL OPTIMIZATION AND APPLICATIONS, 8(2), 1997, pp. 197-210

Authors: DROR M KUBIAK W DELLOLMO P
Citation: M. Dror et al., SCHEDULING CHAINS TO MINIMIZE MEAN FLOW TIME, Information processing letters, 61(6), 1997, pp. 297-301

Authors: DELLOLMO P GIORDANI S SPERANZA MG
Citation: P. Dellolmo et al., AN APPROXIMATION RESULT FOR A DUO-PROCESSOR TASK-SCHEDULING PROBLEM, Information processing letters, 61(4), 1997, pp. 195-200

Authors: BIANCO L DELLOLMO P SPERANZA MG
Citation: L. Bianco et al., SCHEDULING INDEPENDENT TASKS WITH MULTIPLE-MODES, Discrete applied mathematics, 62(1-3), 1995, pp. 35-50

Authors: BIANCO L DELLOLMO P SPERANZA MG
Citation: L. Bianco et al., NONPREEMPTIVE SCHEDULING OF INDEPENDENT TASKS WITH PRESPECIFIED PROCESSOR ALLOCATIONS, Naval research logistics, 41(7), 1994, pp. 959-971

Authors: BLAZEWICZ J DELLOLMO P DROZDOWSKI M SPERANZA MG
Citation: J. Blazewicz et al., SCHEDULING MULTIPROCESSOR TASKS ON 3 DEDICATED PROCESSORS INFORMATION-PROCESSING LETTERS (VOL 41, PG 275, 1992), Information processing letters, 49(5), 1994, pp. 269-270

Authors: BIANCO L BLAZEWICZ J DELLOLMO P DROZDOWSKI M
Citation: L. Bianco et al., PREEMPTIVE SCHEDULING OF MULTIPROCESSOR TASKS ON THE DEDICATED PROCESSOR SYSTEM SUBJECT TO MINIMAL LATENESS, Information processing letters, 46(3), 1993, pp. 109-113
Risultati: 1-10 |