Authors: Zanella, S Nardi, A Neviani, A Quarantelli, M Saxena, S Guardiani, C

Citation: S. Zanella et al., Analysis of the impact of process variations on clock skew, IEEE SEMIC, 13(4), 2000, pp. 401-407

Authors: Guardiani, C Milor, L

Citation: C. Guardiani et L. Milor, Untitled, IEEE SEMIC, 12(4), 1999, pp. 385-385

Authors: Nardi, A Neviani, A Zanoni, E Quarantelli, M Guardiani, C

Citation: A. Nardi et al., Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep submicron CMOS technologies, IEEE SEMIC, 12(4), 1999, pp. 396-402