Authors:
BREUER PT
KLOOS CD
LOPEZ AM
MADRID NM
FERNANDEZ LS
Citation: Pt. Breuer et al., A REFINEMENT CALCULUS FOR THE SYNTHESIS OF VERIFIED HARDWARE DESCRIPTIONS IN VHDL, ACM transactions on programming languages and systems, 19(4), 1997, pp. 586-616