Authors: Branke, J Leppert, S Middendorf, M Eades, P

Citation: J. Branke et al., Width-restricted layering of acyclic digraphs with consideration of dummy nodes, INF PROCESS, 81(2), 2002, pp. 59-63

Authors: Diessel, O ElGindy, H Middendorf, M Schmeck, H Schmidt, B

Citation: O. Diessel et al., Dynamic scheduling of tasks on partially reconfigurable FPGAs, IEE P-COM D, 147(3), 2000, pp. 181-188

Authors: Middendorf, M Timkovsky, VG

Citation: M. Middendorf et Vg. Timkovsky, Transversal graphs for partially ordered sets: Sequencing, merging and scheduling problems, J COMB OPTI, 3(4), 1999, pp. 417-435

Authors: Middendorf, M Schmeck, H Schroder, H Turner, G

Citation: M. Middendorf et al., Multiplication of matrices with different sparseness properties on dynamically reconfigurable meshes, VLSI DESIGN, 9(1), 1999, pp. 69-81

Authors: Middendorf, M Lowe, W Zimmermann, W

Citation: M. Middendorf et al., Scheduling inverse trees under the communication model of the LogP-machine, THEOR COMP, 215(1-2), 1999, pp. 137-168