Authors: Bazylevych, RP Melnyk, RA Rybak, OG

Citation: Rp. Bazylevych et al., Circuit partitioning for FPGAs by the Optimal Circuit Reduction Method, VLSI DESIGN, 11(3), 2000, pp. 237-248