Authors: SOYATA T FRIEDMAN EG MULLIGAN JH

Citation: T. Soyata et al., INCORPORATING INTERCONNECT, REGISTER, AND CLOCK DISTRIBUTION DELAYS INTO THE RETIMING PROCESS, IEEE transactions on computer-aided design of integrated circuits and systems, 16(1), 1997, pp. 105-120