Citation: Cj. Lin et al., INTEGRATION OF PARTIAL SCAN AND BUILT-IN SELF-TEST, JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 7(1-2), 1995, pp. 125-137
Citation: W. Maly et Y. Zorian, SPECIAL SECTION ON THE 12TH IEEE VLSI SYMPOSIUM, IEEE transactions on computer-aided design of integrated circuits and systems, 14(5), 1995, pp. 529-530
Citation: Y. Zorian, A STRUCTURED TESTABILITY APPROACH FOR MULTICHIP MODULES BASED ON BISTAND BOUNDARY-SCAN, IEEE transactions on components, packaging, and manufacturing technology. Part B, Advanced packaging, 17(3), 1994, pp. 283-290
Citation: Aj. Vandegoor et Y. Zorian, EFFECTIVE MARCH ALGORITHMS FOR TESTING SINGLE-ORDER ADDRESSED MEMORIES, JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 5(4), 1994, pp. 337-345
Authors:
GHEEWALA T
MALY W
ZORIAN Y
BAKER K
ILLMAN R
AMBLER T
Citation: T. Gheewala et al., TEST ECONOMICS - IN COOPERATION WITH THE 1994 EUROPEAN DESIGN AND TEST CONFERENCE, IEEE design & test of computers, 11(3), 1994, pp. 70-77