Self -tuning PID regulators are synthesized adopting a fixed-order con
tinuous-time process model with variable delay. The main synthesis cri
terion is based on constrained pole-zero cancellation. Many aspects co
ncerning a reliable engineering implementation are considered.