The effectiveness of I-DDQ testing for bridging faults in CMOS ICs can
be decreased if break faults are present in the circuit. The robustne
ss to such invalidation is investigated here, leading to claims for a
better rest pattern generation for I-DDQ testing. As for the proposed
solution, test vectors that activate a larger number of different curr
ent paths can build a more robust test sequence.