A set of analytical formulas is derived for inductance and capacitance
modelling of interconnect wirings in sub-half-micrometre VLSI circuit
s; they yield accurate estimates of propagation and rise times and of
crosstalk noise For a wide range of geometries.