This paper describes the concurrent error-detection methods as well a
s the design and layout hardening techniques employed in the ERC 32, a
32-bit modular fault-tolerant processing core for embedded space flig
ht applications. The core consists of three devices : an Integer Unit
(IU), a Floating Point Unit (FPU), and a Memory Controller (MEG).