Ever smaller structures and ever greater numbers of semiconductor elem
ents on a single chip call for a growing level of interdisciplinary cr
eativity among chip and system developers. Also required are measures
designed to significantly reduce the power dissipation associated with
each function, even as clock rates accelerate. As integration increas
es, another requirement is to integrate combinations of analog and dig
ital circuits on a single chip.