COMPUTER-AIDED-DESIGN OF FAULT-TOLERANT VLSI SYSTEMS

The authors present a flexible methodology for compiling an algorithmi c description into an equivalent fault-tolerant VLSI circuit and a CAD framework embodying this methodology. Experimental designs illustrate and validate algorithms for automated synthesis of ICs featuring eith er self-recovery capability or enhanced reliability.