A power-conscious scheduling algorithm for the synthesis of datapaths
with low power consumption is described. The proposed algorithm schedu
les operations so that switching activity can be minimised at function
al modules. Experimental results confirm the efficiency of the propose
d algorithm.