The continuing reduction in the size of CMOS logic ICs is leading to a
n increase in leakage current, in such devices, making it difficult to
use existing testing techniques. The authors present an alternative b
uilt-in testing technique based on dynamic thermal considerations.