A new CMOS floating linear resistor circuit with a wide linearity rang
e is proposed. The circuit employs 14 transistors all operating in the
saturation region. A modified circuit which employs one more transist
or, such that it is threshold voltage independent, is also given. PSPI
CE simulations taking into account the second order effects due to the
channel length modulation and mobility degradation are given.