CHAOTIC NEURON MODELS AND THEIR VLSI CIRCUIT IMPLEMENTATIONS

The design of a chaotic neuron model is proposed and implemented in a CMOS very large scale integration (VLSI) chip, The transfer function o f the neuron is defined as a piece-wise linear (PWL) N-shaped function , In this paper, the new concept of the baseline function is introduce d, It is the mapping of the neuron state to the neuron output, It is u sed to control the chaotic behavior of collective neurons, The chaotic behavior is analyzed and verified by Lyapunov exponents, Analog CMOS chip was designed to implement the theory and it was fabricated throug h MOSIS program. The measurement diagnoses of the chip is demonstrated .