The authors suggest a procedure for designing a self-timed device defi
ned by the finite automation model. This procedure proves useful when
designing these devices using the available synchronous behavior speci
fications. They illustrate the effectiveness of their procedure by app
lying it to the design of a stack memory and constant acknowledgement
delay counter.