FPGA-BASED DESIGN USING A GENERALIZED BOOLEAN DECOMPOSITION METHOD

A generalized Boolean decomposition algorithm is formulated to map a B oolean function into a network of universal cells capable of implement ing any function with a fixed number of inputs and outputs. The method is applied to several standard benchmarks and the results presented. When the algorithm is targeted at a technology-specific multi-input ce ll structure, the cell count is reduced considerably.