A parallel implementation of the finite difference time-domain algorit
hm for the analysis of planar microwave circuits is presented in this
paper. For this the FDTD mesh is divided in equal-sized subspaces. Eve
ry processor of the parallel computer calculates the field in one subs
pace. Furthermore detailed efficiency investigations are made to predi
ct the timing performance of the parallel FDTD simulator.