A new parallel time-interleaved architecture for a two-path second-ord
er switched-capacitor (SC) sigma-delta modulator is presented. This st
ructure allows doubling of the oversampling sampling ratio (OSR) and,
in addition, leaves an idle clock phase available for compensation of
nonidealities. Simulations show that the presented architecture has a
low sensitivity to path mismatch.