CAPACITANCE STUDIES OF THE A-SI TFT INPUT STAGE

Capacitance studies of large area structures which mimic the overlap r egion between source and gate at the input of an amorphous silicon thi n film transistor are used to investigate the nature and distribution of the localised states found within the gate insulator and at the int erface between insulator and active amorphous silicon layer.