An amorphous Silicon (a-Si) shift register is described. By integratin
g this shift register design with an array of a-Si drivers, the cost/c
omplexity of the interface to the array is significantly reduced, with
out trading off speed. Circuit design considerations unique to a-Si de
vices are also discussed along with their processing.