A cryogenic CMOS inverter is described, which is fabricated on a moder
ately doped p-type Si substrate without an n-type isolation well for a
cryogenic PMOSFET. Operation of the cryogenic PMOSFET is based on the
freeze-out of charge carriers in the quasi-neutral region of the mode
rately doped Si substrate.