EFFICIENT FIR FILTER ARCHITECTURES SUITABLE FOR FPGA IMPLEMENTATION

This paper describes efficient architectures for FIR filters. By explo iting the reduced complexity made possible by the use of two powers-of -two coefficients, these architectures allow the implementation of hig h sampling rate filters of significant length on a single field-progra mmable gate array (FPGA).