ON-CHIP SIGNATURE ANALYZER FOR ANALOG CIRCUIT TESTING

The authors propose a technique for on-chip analogue response compacti on to implement self-test capabilities in analogue circuits. The integ ration function is identified as a powerful analogue compression schem e and op-amp-based implementations are proposed for both single and mu ltiple-input analysers. Validations show that an improved fault covera ge can he achieved.