A monolithic multi-hit digital TDC (time-to-digital converter) has bee
n developed for the DUMAND II experiment. This TDC has a 27 channel pi
pelined architecture, with a 1ns least count. An overview of the perfo
rmance requirements and implementation in a GaAs gate array is describ
ed here.