VERY HIGH-SPEED CONTINUOUS SAMPLING USING MATCHED DELAYS

The authors describe a scheme for very high speed continuous sampling of digital data. It is based on a high speed non-continuous sampling d evice that uses matched data and clock delay lines. The frequency of t he sample clock necessary for continuous sampling is derived, and the components needed to deskew and synchronise the latch outputs for stor age in an output register are detailed.