Several methods for controlling the parallel conduction path at the su
bstrate interface in InP based HFETs have been investigated. A novel c
ombination of substrate annealing, gas phase etching and semi-insulati
ng buffer layer is shown to provide the most reliable solution to this
problem.