NOVEL PLL-BASED CLOCK DISTRIBUTION SCHEME

A technique for minimising clock skew in VLSI chips and multichip modu les is proposed. A phase-locked loop is used to tune the delay of the clock interconnects. Negative, zero and positive delays can be achieve d. This allows for clock synchronisation between individual modules wi th locally optimised clock distribution to minimise global clock-skew.