The letter reports the first four-chip set for the STM-64 regenerator-
section terminator, a key component of the next generation SDH transmi
ssion system. The Si-bipolar gate-array LSIs are fabricated and tested
to confirm operation at 1.244 Gbit/s. This result makes it feasible t
o construct the line terminators needed.