A process-inherent NAND2 device is presented for a three-dimensional C
MOS integration with epitaxial lateral overgrowth and chemo-mechanical
polishing. The required 'OR' function of the two pMOS transistors is
achieved by one silicon volume, which is controlled by a back gate and
a conventional front gate. Almost symmetrical characteristics are mea
sured for the front and the back gates.