This paper presents the architecture of a neuro-microprocessor. This p
rocessor was designed using the results of careful analysis of our set
of applications and extensive simulation of moderate-precision arithm
etic for back-propagation networks. We present simulated performance r
esults and test-chip results for the processor. This work is an import
ant intermediate step in the development of a connectionist network su
percomputer.