We describe the performance of a QPSK lock detector taking into accoun
t the degradation due to carrier phase jitter. Such an analysis is nec
essary for accurate performance prediction purposes in scenarios where
both the loop SNR is low and the estimation period is short. The deri
ved formulas are applicable to several QPSK loops and are verified usi
ng computer simulations.