The accumulation layer effect in the subthreshold slope of silicon-on-insul
ator nMOSFETs and in the extraction of the front and back interface trap de
nsities is analysed by simulation. A simple method for minimising this effe
ct is developed and applied experimentally.