This paper(1) describes an algorithm for the extraction of the critical are
a for opens, The presented algorithm allows for the analysis of industrial
size IC's with non-Manhattan geometry. Illustrative examples of the propose
d algorithm, implemented by using design rule checker operations, are prese
nted. It is shown that the extraction of the critical area for realistic si
ze VLSI circuits designs can be done in an acceptable time.