High performance square rooting circuit using hybrid radix-2 adders

A new high performance bit parallel architecture for computing square roots is proposed. The architecture implements a non-restoring algorithm and is structured as a pipelined cellular array. To improve the performance, hybri d radix-2 adders are used. However, the conventional two's complement repre sentation for both the radicand and square root is maintained.