The channel IC described here achieves data rates of 360 Mb/s at perfo
rmance levels that improve in various directions upon the state of the
art, It accomplishes these feats in a mature 1 mu m CBiCMOS techology
at a read-mode power consumption of only 800 mW. The paper discusses
some of the underlying architectural concepts.