A completion-detection technique is introduced for bundled-data asynch
ronous systems implemented in single-rail dynamic CMOS logic. Its appl
ication to a carry-ripple adder is presented showing significant benef
its in terms of performance and area overhead.