The authors propose a novel circuit for reducing the charge injection
error based on the technique of current source replication, applied to
a second generation memory cell. Using the proposed circuit, offset e
rror, linear gain error, and total harmonic distortion are significant
ly reduced to the detriment of the occupied die area and the power dis
sipation, which are multiplied by a factor of three.