A 1.6-GHZ CMOS PLL WITH ON-CHIP LOOP FILTER

A 1.6-GHz phase locked loop (PLL) has been fabricated in a 0.6-mu m CM OS technology. The PLL consists of an LC-tank circuit, divider, phase detector with charge pump, and an on-chip passive loop filter. When th e oscillator is open loop, it exhibits -115 dBc/Hz phase noise at a 60 0-kHz offset from the carrier. The PLL occupies an active area of 1.6 mm(2) and dissipates 90 mW from a single 3-V supply.