TESTING THE INTERCONNECT OF RAM-BASED FPGAS

Testing FPGAs before user programming can be an expensive procedure. A pplying their general test configuration and test pattern generation m ethodology, the authors devise an efficient test procedure for the int erconnect structure and demonstrate its applicability to commercial FP GAs.