As feature sizes decrease and clock frequencies increase, noise is bec
oming a greater concern in digital IC design. The authors describe a v
erification metric, noise stability, which guarantees functionality in
the presence of noise, and a CAD technique, static noise analysis, fo
r applying this metric on a chipwide basis.