ON VARIABLE CLOCK METHODS FOR PATH DELAY TESTING OF SEQUENTIAL-CIRCUITS

We propose a delay test methodology for general sequential circuits. T o test a combinational path between two flip-flops, the source flip-fl op is initialized to the appropriate value, followed by creation of a transition, which is propagated through the path. An incorrect logic v alue is captured in the destination flip-flop if the path delay exceed s the clock period. The state of the destination flip-flop is observed at a primary output through path sensitization. Only one vector that propagates the transition through the path is applied with the rated c lock period. All other vectors use a slow speed clock to ensure fault- free initialization and fault effect observation. The test generation method uses a 13-value algebra that represents the relevant transition and hazard states of signals. Since several path delay faults can be activated by the vector applied at the rated clock, only the flip-flop s with hazard-free steady values are assumed to have deterministic sta tes. This allows us to generate sequentially robust tests. We present the results of the test generation method on ISCAS benchmark circuits.