The maximum capacitance of a polysilicon-gate MOSFET against oxide thi
ckness is studied for different gate and substrate doping levels. It i
s found that substrate doping contributes to transistor capacitance de
gradation, imposing a limit on the lower voltage operation for sub-0.1
mu m CMOS technologies.