The authors describe a new highperformance self-timed circuit for asynchron
ous square rooting. The new architecture is based on a modified nonrestorin
g algorithm. An asynchronous pipelined cellular array without auxiliary sys
tem for the identification of exceptions will be demonstrated. The self-tim
ing approach allows the whole performance to be greatly improved with respe
ct to synchronous implementation, causing acceptable area overheads.