We report on the design and test of a 32-channel VLSI chip based on the ana
log pipeline memory concept. The charge from a strip of a ionization chambe
r, is stored as a function of time in a switched capacitor array. The cell
reading can be done in parallel with the writing. (C) 1999 Elsevier Science
B.V. All rights reserved.