Design of low-error fixed-width multipliers for DSP applications

In this brief, two designs of low-error fixed-width sign-magnitude parallel multipliers and two's-complement parallel multipliers for digital signal p rocessing applications are presented. Given two n-bit inputs, the fixed-wid th multipliers generate n-bit (instead of in-bit) products with low product error, but use only about half the area and less delay when compared with a standard parallel multiplier. In them, cost-effective carry-generating ci rcuits are designed, respectively, to make the products generated more accu rately and quickly. Applying the same approach, a low-error reduced-width m ultiplier with output bit-width between n and 2n has also been designed. Ex perimental results show that the proposed fixed-width and reduced-width mul tipliers have lower error than all other fixed-width multipliers and are st ill cost-effective. Due to these properties, they are very suitable for use in many multimedia and digital signal processing applications such as digi tal filtering, arithmetic coding, wavelet transformation, echo cancellation , etc.