The software implementations of the systolic array simulator that closely m
atches the hardware and software designs of [KaEv 96] and [EvKa 99] are pre
sented.
In addition to the general operation of the software [Ka 99], several appli
cations are implemented in order to show that the designed architecture is
capable of successfully carrying out neural processing.